We use cookies to make your experience of using our website better. To comply with the e-Privacy Directive we need to ask your consent to set these cookies.

Home   Register   Sign In
 
Company Info
Western Digital



Company Profile


CMP Process Engineer (Weekend Schedule)


col-narrow-left   

Job ID:

278513

Search by Country Location:

Fremont, CA, United States 
col-narrow-right   

Job Views:

118

Posted:

10.09.2024
col-wide   

Job Description:

Job Description

We are seeking a talented and driven Process Engineer specializing in Chemical Mechanical Planarization (CMP). Your role will involve enabling and accelerating technology deployment into head products to meet HDD new product requirements throughout the product life cycle. This position requires flexibility to work a five-day schedule, including weekends.

ESSENTIAL DUTIES AND RESPONSIBILITIES:

CMP Process Engineer in a high-volume 24x7 wafer fabrication environment that is responsible for maintaining key parameter control within tight specifications for both manufacturing and development wafers.

The responsibilities consist of but not limited to: wafer data review and disposition; create & modify recipes and set up APC on various CMP tools; communicate to primary process/metrology/integration engineers and production line; understand the application & reliability of metrology tools such as AFM, topography, SEM/FIB/TEM, etc.

Partner with process development engineers and technicians responsible for CMP new process development, methodology setup, consumables, and advance tooling delivery to meet new product launch requirement, schedule, and manufacturability.

Responsible for new process manufacturing transferring from DEV team and ramping up in production, support necessary new process implementing.

Work with cross functional teams including development, design, integration, and other process modules on designs incorporating CMP or resolving any integration issue.

Lead on trouble-shoot the related issues in production line, conduct defect analyses, root cause analyses, and implement corrective and preventive actions.

Lead projects to improve process capability of WIW & WTW sigma, reduce cycle time, costs and defects, increase throughputs and line yield.